initial commit
This commit is contained in:
@@ -0,0 +1,288 @@
|
||||
;******************************************************************************
|
||||
;
|
||||
;! @file startup_apollo1.s
|
||||
;!
|
||||
;! @brief Definitions for Apollo1 interrupt handlers, the vector table, and the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Copyright (c) 2020, Ambiq Micro
|
||||
; All rights reserved.
|
||||
;
|
||||
; Redistribution and use in source and binary forms, with or without
|
||||
; modification, are permitted provided that the following conditions are met:
|
||||
;
|
||||
; 1. Redistributions of source code must retain the above copyright notice,
|
||||
; this list of conditions and the following disclaimer.
|
||||
;
|
||||
; 2. Redistributions in binary form must reproduce the above copyright
|
||||
; notice, this list of conditions and the following disclaimer in the
|
||||
; documentation and/or other materials provided with the distribution.
|
||||
;
|
||||
; 3. Neither the name of the copyright holder nor the names of its
|
||||
; contributors may be used to endorse or promote products derived from this
|
||||
; software without specific prior written permission.
|
||||
;
|
||||
; Third party software included in this distribution is subject to the
|
||||
; additional license terms as defined in the /docs/licenses directory.
|
||||
;
|
||||
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
; POSSIBILITY OF SUCH DAMAGE.
|
||||
;
|
||||
; This is part of revision 2.4.2 of the AmbiqSuite Development Package.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;************************************************************************
|
||||
Stack EQU 0x00000400
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;
|
||||
;******************************************************************************
|
||||
Heap EQU 0x00000000
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
||||
StackMem
|
||||
SPACE Stack
|
||||
__initial_sp
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
||||
__heap_base
|
||||
HeapMem
|
||||
SPACE Heap
|
||||
__heap_limit
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Indicate that the code in this file preserves 8-byte alignment of the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
PRESERVE8
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Place code into the reset code section.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA RESET, CODE, READONLY
|
||||
THUMB
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; The vector table.
|
||||
;
|
||||
;******************************************************************************
|
||||
;
|
||||
; Note: Aliasing and weakly exporting am_mpufault_isr, am_busfault_isr, and
|
||||
; am_usagefault_isr does not work if am_fault_isr is defined externally.
|
||||
; Therefore, we'll explicitly use am_fault_isr in the table for those vectors.
|
||||
;
|
||||
|
||||
EXPORT __Vectors
|
||||
__Vectors
|
||||
DCD StackMem + Stack ; Top of Stack
|
||||
DCD Reset_Handler ; Reset Handler
|
||||
DCD am_nmi_isr ; NMI Handler
|
||||
DCD am_fault_isr ; Hard Fault Handler
|
||||
DCD am_fault_isr ; The MPU fault handler
|
||||
DCD am_fault_isr ; The bus fault handler
|
||||
DCD am_fault_isr ; The usage fault handler
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD am_svcall_isr ; SVCall handler
|
||||
DCD am_debugmon_isr ; Debug monitor handler
|
||||
DCD 0 ; Reserved
|
||||
DCD am_pendsv_isr ; The PendSV handler
|
||||
DCD am_systick_isr ; The SysTick handler
|
||||
|
||||
;
|
||||
; Peripheral Interrupts
|
||||
;
|
||||
DCD am_brownout_isr ; 0: Reserved
|
||||
DCD am_watchdog_isr ; 1: Reserved
|
||||
DCD am_clkgen_isr ; 2: CLKGEN
|
||||
DCD am_vcomp_isr ; 3: Voltage Comparator
|
||||
DCD am_ioslave_ios_isr ; 4: I/O Slave general
|
||||
DCD am_ioslave_acc_isr ; 5: I/O Slave access
|
||||
DCD am_iomaster0_isr ; 6: I/O Master 0
|
||||
DCD am_iomaster1_isr ; 7: I/O Master 1
|
||||
DCD am_adc_isr ; 8: Reserved
|
||||
DCD am_gpio_isr ; 9: GPIO
|
||||
DCD am_ctimer_isr ; 10: CTIMER
|
||||
DCD am_uart_isr ; 11: UART
|
||||
|
||||
__Vectors_End
|
||||
|
||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; This is the code that gets called when the processor first starts execution
|
||||
; following a reset event.
|
||||
;
|
||||
;******************************************************************************
|
||||
Reset_Handler PROC
|
||||
EXPORT Reset_Handler [WEAK]
|
||||
IMPORT __main
|
||||
|
||||
;
|
||||
; Enable the FPU.
|
||||
;
|
||||
MOVW R0, #0xED88
|
||||
MOVT R0, #0xE000
|
||||
LDR R1, [R0]
|
||||
ORR R1, #0x00F00000
|
||||
STR R1, [R0]
|
||||
DSB
|
||||
ISB
|
||||
|
||||
;
|
||||
; Branch to main.
|
||||
;
|
||||
LDR R0, =__main
|
||||
BX R0
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Weak Exception Handlers.
|
||||
;
|
||||
;******************************************************************************
|
||||
am_nmi_isr PROC
|
||||
EXPORT am_nmi_isr [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
am_fault_isr\
|
||||
PROC
|
||||
EXPORT am_fault_isr [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
am_memmanage_isr\
|
||||
PROC
|
||||
EXPORT am_memmanage_isr [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
am_default_isr\
|
||||
PROC
|
||||
EXPORT am_svcall_isr [WEAK]
|
||||
EXPORT am_debugmon_isr [WEAK]
|
||||
EXPORT am_pendsv_isr [WEAK]
|
||||
EXPORT am_systick_isr [WEAK]
|
||||
EXPORT am_brownout_isr [WEAK]
|
||||
EXPORT am_adc_isr [WEAK]
|
||||
EXPORT am_watchdog_isr [WEAK]
|
||||
EXPORT am_clkgen_isr [WEAK]
|
||||
EXPORT am_vcomp_isr [WEAK]
|
||||
EXPORT am_ioslave_ios_isr [WEAK]
|
||||
EXPORT am_ioslave_acc_isr [WEAK]
|
||||
EXPORT am_iomaster0_isr [WEAK]
|
||||
EXPORT am_iomaster1_isr [WEAK]
|
||||
EXPORT am_gpio_isr [WEAK]
|
||||
EXPORT am_ctimer_isr [WEAK]
|
||||
EXPORT am_uart_isr [WEAK]
|
||||
|
||||
am_svcall_isr
|
||||
am_debugmon_isr
|
||||
am_pendsv_isr
|
||||
am_systick_isr
|
||||
am_brownout_isr
|
||||
am_adc_isr
|
||||
am_watchdog_isr
|
||||
am_clkgen_isr
|
||||
am_vcomp_isr
|
||||
am_ioslave_ios_isr
|
||||
am_ioslave_acc_isr
|
||||
am_iomaster0_isr
|
||||
am_iomaster1_isr
|
||||
am_gpio_isr
|
||||
am_ctimer_isr
|
||||
am_uart_isr
|
||||
|
||||
; all device interrupts go here unless the weak label is over
|
||||
; ridden in the linker hard spin so the debugger will know it
|
||||
; was an unhandled interrupt request a come-from-buffer or
|
||||
; instruction trace hardware would sure be nice if you get here
|
||||
B .
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Initialization of the heap and stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA |.text|, CODE, READONLY
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; User Initial Stack & Heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
IF :DEF: __MICROLIB
|
||||
EXPORT __initial_sp
|
||||
EXPORT __heap_base
|
||||
EXPORT __heap_limit
|
||||
ELSE
|
||||
IMPORT __use_two_region_memory
|
||||
EXPORT __user_initial_stackheap
|
||||
__user_initial_stackheap PROC
|
||||
LDR R0, =HeapMem
|
||||
LDR R1, =(StackMem + Stack)
|
||||
LDR R2, =(HeapMem + Heap)
|
||||
LDR R3, =StackMem
|
||||
BX LR
|
||||
|
||||
ENDP
|
||||
|
||||
ENDIF
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; All Done
|
||||
;
|
||||
;******************************************************************************
|
||||
END
|
||||
|
||||
@@ -0,0 +1,350 @@
|
||||
;******************************************************************************
|
||||
;
|
||||
;! @file startup_apollo2.s
|
||||
;!
|
||||
;! @brief Definitions for Apollo2 interrupt handlers, the vector table, and the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Copyright (c) 2020, Ambiq Micro
|
||||
; All rights reserved.
|
||||
;
|
||||
; Redistribution and use in source and binary forms, with or without
|
||||
; modification, are permitted provided that the following conditions are met:
|
||||
;
|
||||
; 1. Redistributions of source code must retain the above copyright notice,
|
||||
; this list of conditions and the following disclaimer.
|
||||
;
|
||||
; 2. Redistributions in binary form must reproduce the above copyright
|
||||
; notice, this list of conditions and the following disclaimer in the
|
||||
; documentation and/or other materials provided with the distribution.
|
||||
;
|
||||
; 3. Neither the name of the copyright holder nor the names of its
|
||||
; contributors may be used to endorse or promote products derived from this
|
||||
; software without specific prior written permission.
|
||||
;
|
||||
; Third party software included in this distribution is subject to the
|
||||
; additional license terms as defined in the /docs/licenses directory.
|
||||
;
|
||||
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
; POSSIBILITY OF SUCH DAMAGE.
|
||||
;
|
||||
; This is part of revision 2.4.2 of the AmbiqSuite Development Package.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;************************************************************************
|
||||
Stack EQU 0x00000400
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;
|
||||
;******************************************************************************
|
||||
Heap EQU 0x00000000
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
||||
StackMem
|
||||
SPACE Stack
|
||||
__initial_sp
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
||||
__heap_base
|
||||
HeapMem
|
||||
SPACE Heap
|
||||
__heap_limit
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Indicate that the code in this file preserves 8-byte alignment of the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
PRESERVE8
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Place code into the reset code section.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA RESET, CODE, READONLY
|
||||
THUMB
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; The vector table.
|
||||
;
|
||||
;******************************************************************************
|
||||
;
|
||||
; Note: Aliasing and weakly exporting am_mpufault_isr, am_busfault_isr, and
|
||||
; am_usagefault_isr does not work if am_fault_isr is defined externally.
|
||||
; Therefore, we'll explicitly use am_fault_isr in the table for those vectors.
|
||||
;
|
||||
|
||||
EXPORT __Vectors
|
||||
__Vectors
|
||||
DCD StackMem + Stack ; Top of Stack
|
||||
DCD Reset_Handler ; Reset Handler
|
||||
DCD am_nmi_isr ; NMI Handler
|
||||
DCD am_fault_isr ; Hard Fault Handler
|
||||
DCD am_fault_isr ; The MPU fault handler
|
||||
DCD am_fault_isr ; The bus fault handler
|
||||
DCD am_fault_isr ; The usage fault handler
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD am_svcall_isr ; SVCall handler
|
||||
DCD am_debugmon_isr ; Debug monitor handler
|
||||
DCD 0 ; Reserved
|
||||
DCD am_pendsv_isr ; The PendSV handler
|
||||
DCD am_systick_isr ; The SysTick handler
|
||||
|
||||
;
|
||||
; Peripheral Interrupts
|
||||
;
|
||||
DCD am_brownout_isr ; 0: Reserved
|
||||
DCD am_watchdog_isr ; 1: Reserved
|
||||
DCD am_clkgen_isr ; 2: CLKGEN
|
||||
DCD am_vcomp_isr ; 3: Voltage Comparator
|
||||
DCD am_ioslave_ios_isr ; 4: I/O Slave general
|
||||
DCD am_ioslave_acc_isr ; 5: I/O Slave access
|
||||
DCD am_iomaster0_isr ; 6: I/O Master 0
|
||||
DCD am_iomaster1_isr ; 7: I/O Master 1
|
||||
DCD am_iomaster2_isr ; 8: I/O Master 2
|
||||
DCD am_iomaster3_isr ; 9: I/O Master 3
|
||||
DCD am_iomaster4_isr ; 10: I/O Master 4
|
||||
DCD am_iomaster5_isr ; 11: I/O Master 5
|
||||
DCD am_gpio_isr ; 12: GPIO
|
||||
DCD am_ctimer_isr ; 13: CTIMER
|
||||
DCD am_uart_isr ; 14: UART0
|
||||
DCD am_uart1_isr ; 15: UART1
|
||||
DCD am_adc_isr ; 16: ADC
|
||||
DCD am_pdm0_isr ; 17: PDM
|
||||
DCD am_stimer_isr ; 18: SYSTEM TIMER
|
||||
DCD am_stimer_cmpr0_isr ; 19: SYSTEM TIMER COMPARE0
|
||||
DCD am_stimer_cmpr1_isr ; 20: SYSTEM TIMER COMPARE1
|
||||
DCD am_stimer_cmpr2_isr ; 21: SYSTEM TIMER COMPARE2
|
||||
DCD am_stimer_cmpr3_isr ; 22: SYSTEM TIMER COMPARE3
|
||||
DCD am_stimer_cmpr4_isr ; 23: SYSTEM TIMER COMPARE4
|
||||
DCD am_stimer_cmpr5_isr ; 24: SYSTEM TIMER COMPARE5
|
||||
DCD am_stimer_cmpr6_isr ; 25: SYSTEM TIMER COMPARE6
|
||||
DCD am_stimer_cmpr7_isr ; 26: SYSTEM TIMER COMPARE7
|
||||
DCD am_flash_isr ; 27: FLASH
|
||||
DCD am_software0_isr ; 28: SOFTWARE0
|
||||
DCD am_software1_isr ; 29: SOFTWARE1
|
||||
DCD am_software2_isr ; 30: SOFTWARE2
|
||||
DCD am_software3_isr ; 31: SOFTWARE3
|
||||
|
||||
__Vectors_End
|
||||
|
||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; This is the code that gets called when the processor first starts execution
|
||||
; following a reset event.
|
||||
;
|
||||
;******************************************************************************
|
||||
Reset_Handler PROC
|
||||
EXPORT Reset_Handler [WEAK]
|
||||
IMPORT __main
|
||||
|
||||
;
|
||||
; Enable the FPU.
|
||||
;
|
||||
MOVW R0, #0xED88
|
||||
MOVT R0, #0xE000
|
||||
LDR R1, [R0]
|
||||
ORR R1, #0x00F00000
|
||||
STR R1, [R0]
|
||||
DSB
|
||||
ISB
|
||||
|
||||
;
|
||||
; Branch to main.
|
||||
;
|
||||
LDR R0, =__main
|
||||
BX R0
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Weak Exception Handlers.
|
||||
;
|
||||
;******************************************************************************
|
||||
am_nmi_isr PROC
|
||||
EXPORT am_nmi_isr [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
am_fault_isr\
|
||||
PROC
|
||||
EXPORT am_fault_isr [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
am_memmanage_isr\
|
||||
PROC
|
||||
EXPORT am_memmanage_isr [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
am_default_isr\
|
||||
PROC
|
||||
EXPORT am_svcall_isr [WEAK]
|
||||
EXPORT am_debugmon_isr [WEAK]
|
||||
EXPORT am_pendsv_isr [WEAK]
|
||||
EXPORT am_systick_isr [WEAK]
|
||||
EXPORT am_brownout_isr [WEAK]
|
||||
EXPORT am_adc_isr [WEAK]
|
||||
EXPORT am_watchdog_isr [WEAK]
|
||||
EXPORT am_clkgen_isr [WEAK]
|
||||
EXPORT am_vcomp_isr [WEAK]
|
||||
EXPORT am_ioslave_ios_isr [WEAK]
|
||||
EXPORT am_ioslave_acc_isr [WEAK]
|
||||
EXPORT am_iomaster0_isr [WEAK]
|
||||
EXPORT am_iomaster1_isr [WEAK]
|
||||
EXPORT am_iomaster2_isr [WEAK]
|
||||
EXPORT am_iomaster3_isr [WEAK]
|
||||
EXPORT am_iomaster4_isr [WEAK]
|
||||
EXPORT am_iomaster5_isr [WEAK]
|
||||
EXPORT am_gpio_isr [WEAK]
|
||||
EXPORT am_ctimer_isr [WEAK]
|
||||
EXPORT am_uart_isr [WEAK]
|
||||
EXPORT am_uart0_isr [WEAK]
|
||||
EXPORT am_uart1_isr [WEAK]
|
||||
EXPORT am_pdm0_isr [WEAK]
|
||||
EXPORT am_stimer_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr0_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr1_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr2_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr3_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr4_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr5_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr6_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr7_isr [WEAK]
|
||||
EXPORT am_flash_isr [WEAK]
|
||||
EXPORT am_software0_isr [WEAK]
|
||||
EXPORT am_software1_isr [WEAK]
|
||||
EXPORT am_software2_isr [WEAK]
|
||||
EXPORT am_software3_isr [WEAK]
|
||||
|
||||
am_svcall_isr
|
||||
am_debugmon_isr
|
||||
am_pendsv_isr
|
||||
am_systick_isr
|
||||
am_brownout_isr
|
||||
am_adc_isr
|
||||
am_watchdog_isr
|
||||
am_clkgen_isr
|
||||
am_vcomp_isr
|
||||
am_ioslave_ios_isr
|
||||
am_ioslave_acc_isr
|
||||
am_iomaster0_isr
|
||||
am_iomaster1_isr
|
||||
am_iomaster2_isr
|
||||
am_iomaster3_isr
|
||||
am_iomaster4_isr
|
||||
am_iomaster5_isr
|
||||
am_gpio_isr
|
||||
am_ctimer_isr
|
||||
am_uart_isr
|
||||
am_uart0_isr
|
||||
am_uart1_isr
|
||||
am_pdm0_isr
|
||||
am_stimer_isr
|
||||
am_stimer_cmpr0_isr
|
||||
am_stimer_cmpr1_isr
|
||||
am_stimer_cmpr2_isr
|
||||
am_stimer_cmpr3_isr
|
||||
am_stimer_cmpr4_isr
|
||||
am_stimer_cmpr5_isr
|
||||
am_stimer_cmpr6_isr
|
||||
am_stimer_cmpr7_isr
|
||||
am_flash_isr
|
||||
am_software0_isr
|
||||
am_software1_isr
|
||||
am_software2_isr
|
||||
am_software3_isr
|
||||
|
||||
; all device interrupts go here unless the weak label is over
|
||||
; ridden in the linker hard spin so the debugger will know it
|
||||
; was an unhandled interrupt request a come-from-buffer or
|
||||
; instruction trace hardware would sure be nice if you get here
|
||||
B .
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Initialization of the heap and stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA |.text|, CODE, READONLY
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; User Initial Stack & Heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
IF :DEF: __MICROLIB
|
||||
EXPORT __initial_sp
|
||||
EXPORT __heap_base
|
||||
EXPORT __heap_limit
|
||||
ELSE
|
||||
IMPORT __use_two_region_memory
|
||||
EXPORT __user_initial_stackheap
|
||||
__user_initial_stackheap PROC
|
||||
LDR R0, =HeapMem
|
||||
LDR R1, =(StackMem + Stack)
|
||||
LDR R2, =(HeapMem + Heap)
|
||||
LDR R3, =StackMem
|
||||
BX LR
|
||||
|
||||
ENDP
|
||||
|
||||
ENDIF
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; All Done
|
||||
;
|
||||
;******************************************************************************
|
||||
END
|
||||
|
||||
@@ -0,0 +1,408 @@
|
||||
;******************************************************************************
|
||||
;
|
||||
;! @file startup_apollo3.s
|
||||
;!
|
||||
;! @brief Definitions for Apollo3 interrupt handlers, the vector table, and the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Copyright (c) 2020, Ambiq Micro
|
||||
; All rights reserved.
|
||||
;
|
||||
; Redistribution and use in source and binary forms, with or without
|
||||
; modification, are permitted provided that the following conditions are met:
|
||||
;
|
||||
; 1. Redistributions of source code must retain the above copyright notice,
|
||||
; this list of conditions and the following disclaimer.
|
||||
;
|
||||
; 2. Redistributions in binary form must reproduce the above copyright
|
||||
; notice, this list of conditions and the following disclaimer in the
|
||||
; documentation and/or other materials provided with the distribution.
|
||||
;
|
||||
; 3. Neither the name of the copyright holder nor the names of its
|
||||
; contributors may be used to endorse or promote products derived from this
|
||||
; software without specific prior written permission.
|
||||
;
|
||||
; Third party software included in this distribution is subject to the
|
||||
; additional license terms as defined in the /docs/licenses directory.
|
||||
;
|
||||
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
; POSSIBILITY OF SUCH DAMAGE.
|
||||
;
|
||||
; This is part of revision 2.4.2 of the AmbiqSuite Development Package.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;************************************************************************
|
||||
Stack EQU 0x00001000
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;
|
||||
;******************************************************************************
|
||||
Heap EQU 0x00000000
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
||||
StackMem
|
||||
SPACE Stack
|
||||
__initial_sp
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
||||
__heap_base
|
||||
HeapMem
|
||||
SPACE Heap
|
||||
__heap_limit
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Indicate that the code in this file preserves 8-byte alignment of the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
PRESERVE8
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Place code into the reset code section.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA RESET, CODE, READONLY
|
||||
THUMB
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; The vector table.
|
||||
;
|
||||
;******************************************************************************
|
||||
;
|
||||
; Note: Aliasing and weakly exporting am_mpufault_isr, am_busfault_isr, and
|
||||
; am_usagefault_isr does not work if am_fault_isr is defined externally.
|
||||
; Therefore, we'll explicitly use am_fault_isr in the table for those vectors.
|
||||
;
|
||||
|
||||
EXPORT __Vectors
|
||||
__Vectors
|
||||
DCD StackMem + Stack ; Top of Stack
|
||||
DCD Reset_Handler ; Reset Handler
|
||||
DCD NMI_Handler ; NMI Handler
|
||||
DCD HardFault_Handler ; Hard Fault Handler
|
||||
DCD MemManage_Handler ; The MPU fault handler
|
||||
DCD BusFault_Handler ; The bus fault handler
|
||||
DCD UsageFault_Handler ; The usage fault handler
|
||||
DCD SecureFault_Handler ; Secure fault handler
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD SVC_Handler ; SVCall handler
|
||||
DCD DebugMon_Handler ; Debug monitor handler
|
||||
DCD 0 ; Reserved
|
||||
DCD PendSV_Handler ; The PendSV handler
|
||||
DCD SysTick_Handler ; The SysTick handler
|
||||
|
||||
;
|
||||
; Peripheral Interrupts
|
||||
;
|
||||
DCD am_brownout_isr ; 0: Reserved
|
||||
DCD am_watchdog_isr ; 1: Reserved
|
||||
DCD am_rtc_isr ; 2: RTC
|
||||
DCD am_vcomp_isr ; 3: Voltage Comparator
|
||||
DCD am_ioslave_ios_isr ; 4: I/O Slave general
|
||||
DCD am_ioslave_acc_isr ; 5: I/O Slave access
|
||||
DCD am_iomaster0_isr ; 6: I/O Master 0
|
||||
DCD am_iomaster1_isr ; 7: I/O Master 1
|
||||
DCD am_iomaster2_isr ; 8: I/O Master 2
|
||||
DCD am_iomaster3_isr ; 9: I/O Master 3
|
||||
DCD am_iomaster4_isr ; 10: I/O Master 4
|
||||
DCD am_iomaster5_isr ; 11: I/O Master 5
|
||||
DCD am_ble_isr ; 12: BLEIF
|
||||
DCD am_gpio_isr ; 13: GPIO
|
||||
DCD am_ctimer_isr ; 14: CTIMER
|
||||
DCD am_uart_isr ; 15: UART0
|
||||
DCD am_uart1_isr ; 16: UART1
|
||||
DCD am_scard_isr ; 17: SCARD
|
||||
DCD am_adc_isr ; 18: ADC
|
||||
DCD am_pdm0_isr ; 19: PDM
|
||||
DCD am_mspi0_isr ; 20: MSPI0
|
||||
DCD am_software0_isr ; 21: SOFTWARE0
|
||||
DCD am_stimer_isr ; 22: SYSTEM TIMER
|
||||
DCD am_stimer_cmpr0_isr ; 23: SYSTEM TIMER COMPARE0
|
||||
DCD am_stimer_cmpr1_isr ; 24: SYSTEM TIMER COMPARE1
|
||||
DCD am_stimer_cmpr2_isr ; 25: SYSTEM TIMER COMPARE2
|
||||
DCD am_stimer_cmpr3_isr ; 26: SYSTEM TIMER COMPARE3
|
||||
DCD am_stimer_cmpr4_isr ; 27: SYSTEM TIMER COMPARE4
|
||||
DCD am_stimer_cmpr5_isr ; 28: SYSTEM TIMER COMPARE5
|
||||
DCD am_stimer_cmpr6_isr ; 29: SYSTEM TIMER COMPARE6
|
||||
DCD am_stimer_cmpr7_isr ; 30: SYSTEM TIMER COMPARE7
|
||||
DCD am_clkgen_isr ; 31: CLKGEN
|
||||
|
||||
__Vectors_End
|
||||
|
||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Place code immediately following vector table.
|
||||
;
|
||||
;******************************************************************************
|
||||
;******************************************************************************
|
||||
;
|
||||
; The Patch table.
|
||||
;
|
||||
; The patch table should pad the vector table size to a total of 64 entries
|
||||
; (16 core + 48 periph) such that code begins at offset 0x100.
|
||||
;
|
||||
;******************************************************************************
|
||||
EXPORT __Patchable
|
||||
__Patchable
|
||||
DCD 0 ; 32
|
||||
DCD 0 ; 33
|
||||
DCD 0 ; 34
|
||||
DCD 0 ; 35
|
||||
DCD 0 ; 36
|
||||
DCD 0 ; 37
|
||||
DCD 0 ; 38
|
||||
DCD 0 ; 39
|
||||
DCD 0 ; 40
|
||||
DCD 0 ; 41
|
||||
DCD 0 ; 42
|
||||
DCD 0 ; 43
|
||||
DCD 0 ; 44
|
||||
DCD 0 ; 45
|
||||
DCD 0 ; 46
|
||||
DCD 0 ; 47
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; This is the code that gets called when the processor first starts execution
|
||||
; following a reset event.
|
||||
;
|
||||
;******************************************************************************
|
||||
Reset_Handler PROC
|
||||
EXPORT Reset_Handler [WEAK]
|
||||
IMPORT __main
|
||||
|
||||
;
|
||||
; Enable the FPU.
|
||||
;
|
||||
MOVW R0, #0xED88
|
||||
MOVT R0, #0xE000
|
||||
LDR R1, [R0]
|
||||
ORR R1, #0x00F00000
|
||||
STR R1, [R0]
|
||||
DSB
|
||||
ISB
|
||||
|
||||
;
|
||||
; Branch to main.
|
||||
;
|
||||
LDR R0, =__main
|
||||
BX R0
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Weak Exception Handlers.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
HardFault_Handler\
|
||||
PROC
|
||||
EXPORT HardFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
NMI_Handler PROC
|
||||
EXPORT NMI_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
MemManage_Handler\
|
||||
PROC
|
||||
EXPORT MemManage_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
BusFault_Handler\
|
||||
PROC
|
||||
EXPORT BusFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
UsageFault_Handler\
|
||||
PROC
|
||||
EXPORT UsageFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
SecureFault_Handler\
|
||||
PROC
|
||||
EXPORT SecureFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
SVC_Handler PROC
|
||||
EXPORT SVC_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
DebugMon_Handler PROC
|
||||
EXPORT DebugMon_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
PendSV_Handler PROC
|
||||
EXPORT PendSV_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
SysTick_Handler PROC
|
||||
EXPORT SysTick_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
|
||||
am_default_isr\
|
||||
PROC
|
||||
EXPORT am_brownout_isr [WEAK]
|
||||
EXPORT am_watchdog_isr [WEAK]
|
||||
EXPORT am_rtc_isr [WEAK]
|
||||
EXPORT am_vcomp_isr [WEAK]
|
||||
EXPORT am_ioslave_ios_isr [WEAK]
|
||||
EXPORT am_ioslave_acc_isr [WEAK]
|
||||
EXPORT am_iomaster0_isr [WEAK]
|
||||
EXPORT am_iomaster1_isr [WEAK]
|
||||
EXPORT am_iomaster2_isr [WEAK]
|
||||
EXPORT am_iomaster3_isr [WEAK]
|
||||
EXPORT am_iomaster4_isr [WEAK]
|
||||
EXPORT am_iomaster5_isr [WEAK]
|
||||
EXPORT am_ble_isr [WEAK]
|
||||
EXPORT am_gpio_isr [WEAK]
|
||||
EXPORT am_ctimer_isr [WEAK]
|
||||
EXPORT am_uart_isr [WEAK]
|
||||
EXPORT am_uart0_isr [WEAK]
|
||||
EXPORT am_uart1_isr [WEAK]
|
||||
EXPORT am_scard_isr [WEAK]
|
||||
EXPORT am_adc_isr [WEAK]
|
||||
EXPORT am_pdm0_isr [WEAK]
|
||||
EXPORT am_mspi0_isr [WEAK]
|
||||
EXPORT am_software0_isr [WEAK]
|
||||
EXPORT am_stimer_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr0_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr1_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr2_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr3_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr4_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr5_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr6_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr7_isr [WEAK]
|
||||
EXPORT am_clkgen_isr [WEAK]
|
||||
|
||||
am_brownout_isr
|
||||
am_watchdog_isr
|
||||
am_rtc_isr
|
||||
am_vcomp_isr
|
||||
am_ioslave_ios_isr
|
||||
am_ioslave_acc_isr
|
||||
am_iomaster0_isr
|
||||
am_iomaster1_isr
|
||||
am_iomaster2_isr
|
||||
am_iomaster3_isr
|
||||
am_iomaster4_isr
|
||||
am_iomaster5_isr
|
||||
am_ble_isr
|
||||
am_gpio_isr
|
||||
am_ctimer_isr
|
||||
am_uart_isr
|
||||
am_uart0_isr
|
||||
am_uart1_isr
|
||||
am_scard_isr
|
||||
am_adc_isr
|
||||
am_pdm0_isr
|
||||
am_mspi0_isr
|
||||
am_software0_isr
|
||||
am_stimer_isr
|
||||
am_stimer_cmpr0_isr
|
||||
am_stimer_cmpr1_isr
|
||||
am_stimer_cmpr2_isr
|
||||
am_stimer_cmpr3_isr
|
||||
am_stimer_cmpr4_isr
|
||||
am_stimer_cmpr5_isr
|
||||
am_stimer_cmpr6_isr
|
||||
am_stimer_cmpr7_isr
|
||||
am_clkgen_isr
|
||||
|
||||
; all device interrupts go here unless the weak label is over
|
||||
; ridden in the linker hard spin so the debugger will know it
|
||||
; was an unhandled interrupt request a come-from-buffer or
|
||||
; instruction trace hardware would sure be nice if you get here
|
||||
B .
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Initialization of the heap and stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA |.text|, CODE, READONLY
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; User Initial Stack & Heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
IF :DEF: __MICROLIB
|
||||
EXPORT __initial_sp
|
||||
EXPORT __heap_base
|
||||
EXPORT __heap_limit
|
||||
ELSE
|
||||
IMPORT __use_two_region_memory
|
||||
EXPORT __user_initial_stackheap
|
||||
__user_initial_stackheap PROC
|
||||
LDR R0, =HeapMem
|
||||
LDR R1, =(StackMem + Stack)
|
||||
LDR R2, =(HeapMem + Heap)
|
||||
LDR R3, =StackMem
|
||||
BX LR
|
||||
|
||||
ENDP
|
||||
|
||||
ENDIF
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; All Done
|
||||
;
|
||||
;******************************************************************************
|
||||
END
|
||||
|
||||
|
||||
@@ -0,0 +1,412 @@
|
||||
;******************************************************************************
|
||||
;
|
||||
;! @file startup_apollo3.s
|
||||
;!
|
||||
;! @brief Definitions for Apollo3 interrupt handlers, the vector table, and the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Copyright (c) 2020, Ambiq Micro
|
||||
; All rights reserved.
|
||||
;
|
||||
; Redistribution and use in source and binary forms, with or without
|
||||
; modification, are permitted provided that the following conditions are met:
|
||||
;
|
||||
; 1. Redistributions of source code must retain the above copyright notice,
|
||||
; this list of conditions and the following disclaimer.
|
||||
;
|
||||
; 2. Redistributions in binary form must reproduce the above copyright
|
||||
; notice, this list of conditions and the following disclaimer in the
|
||||
; documentation and/or other materials provided with the distribution.
|
||||
;
|
||||
; 3. Neither the name of the copyright holder nor the names of its
|
||||
; contributors may be used to endorse or promote products derived from this
|
||||
; software without specific prior written permission.
|
||||
;
|
||||
; Third party software included in this distribution is subject to the
|
||||
; additional license terms as defined in the /docs/licenses directory.
|
||||
;
|
||||
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
; POSSIBILITY OF SUCH DAMAGE.
|
||||
;
|
||||
; This is part of revision 2.4.2 of the AmbiqSuite Development Package.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;************************************************************************
|
||||
Stack EQU 0x00001000
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
;
|
||||
;******************************************************************************
|
||||
Heap EQU 0x00000000
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
||||
StackMem
|
||||
SPACE Stack
|
||||
__initial_sp
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Allocate space for the heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
||||
__heap_base
|
||||
HeapMem
|
||||
SPACE Heap
|
||||
__heap_limit
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Indicate that the code in this file preserves 8-byte alignment of the stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
PRESERVE8
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Place code into the reset code section.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA RESET, CODE, READONLY
|
||||
THUMB
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; The vector table.
|
||||
;
|
||||
;******************************************************************************
|
||||
;
|
||||
; Note: Aliasing and weakly exporting am_mpufault_isr, am_busfault_isr, and
|
||||
; am_usagefault_isr does not work if am_fault_isr is defined externally.
|
||||
; Therefore, we'll explicitly use am_fault_isr in the table for those vectors.
|
||||
;
|
||||
|
||||
EXPORT __Vectors
|
||||
__Vectors
|
||||
DCD StackMem + Stack ; Top of Stack
|
||||
DCD Reset_Handler ; Reset Handler
|
||||
DCD NMI_Handler ; NMI Handler
|
||||
DCD HardFault_Handler ; Hard Fault Handler
|
||||
DCD MemManage_Handler ; The MPU fault handler
|
||||
DCD BusFault_Handler ; The bus fault handler
|
||||
DCD UsageFault_Handler ; The usage fault handler
|
||||
DCD SecureFault_Handler ; Secure fault handler
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD 0 ; Reserved
|
||||
DCD SVC_Handler ; SVCall handler
|
||||
DCD DebugMon_Handler ; Debug monitor handler
|
||||
DCD 0 ; Reserved
|
||||
DCD PendSV_Handler ; The PendSV handler
|
||||
DCD SysTick_Handler ; The SysTick handler
|
||||
|
||||
;
|
||||
; Peripheral Interrupts
|
||||
;
|
||||
DCD am_brownout_isr ; 0: Reserved
|
||||
DCD am_watchdog_isr ; 1: Reserved
|
||||
DCD am_rtc_isr ; 2: RTC
|
||||
DCD am_vcomp_isr ; 3: Voltage Comparator
|
||||
DCD am_ioslave_ios_isr ; 4: I/O Slave general
|
||||
DCD am_ioslave_acc_isr ; 5: I/O Slave access
|
||||
DCD am_iomaster0_isr ; 6: I/O Master 0
|
||||
DCD am_iomaster1_isr ; 7: I/O Master 1
|
||||
DCD am_iomaster2_isr ; 8: I/O Master 2
|
||||
DCD am_iomaster3_isr ; 9: I/O Master 3
|
||||
DCD am_iomaster4_isr ; 10: I/O Master 4
|
||||
DCD am_iomaster5_isr ; 11: I/O Master 5
|
||||
DCD am_ble_isr ; 12: BLEIF
|
||||
DCD am_gpio_isr ; 13: GPIO
|
||||
DCD am_ctimer_isr ; 14: CTIMER
|
||||
DCD am_uart_isr ; 15: UART0
|
||||
DCD am_uart1_isr ; 16: UART1
|
||||
DCD am_scard_isr ; 17: SCARD
|
||||
DCD am_adc_isr ; 18: ADC
|
||||
DCD am_pdm0_isr ; 19: PDM
|
||||
DCD am_mspi0_isr ; 20: MSPI0
|
||||
DCD am_software0_isr ; 21: SOFTWARE0
|
||||
DCD am_stimer_isr ; 22: SYSTEM TIMER
|
||||
DCD am_stimer_cmpr0_isr ; 23: SYSTEM TIMER COMPARE0
|
||||
DCD am_stimer_cmpr1_isr ; 24: SYSTEM TIMER COMPARE1
|
||||
DCD am_stimer_cmpr2_isr ; 25: SYSTEM TIMER COMPARE2
|
||||
DCD am_stimer_cmpr3_isr ; 26: SYSTEM TIMER COMPARE3
|
||||
DCD am_stimer_cmpr4_isr ; 27: SYSTEM TIMER COMPARE4
|
||||
DCD am_stimer_cmpr5_isr ; 28: SYSTEM TIMER COMPARE5
|
||||
DCD am_stimer_cmpr6_isr ; 29: SYSTEM TIMER COMPARE6
|
||||
DCD am_stimer_cmpr7_isr ; 30: SYSTEM TIMER COMPARE7
|
||||
DCD am_clkgen_isr ; 31: CLKGEN
|
||||
DCD am_mspi1_isr ; 32: MSPI1
|
||||
DCD am_mspi2_isr ; 33: MSPI2
|
||||
|
||||
__Vectors_End
|
||||
|
||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Place code immediately following vector table.
|
||||
;
|
||||
;******************************************************************************
|
||||
;******************************************************************************
|
||||
;
|
||||
; The Patch table.
|
||||
;
|
||||
; The patch table should pad the vector table size to a total of 64 entries
|
||||
; (16 core + 48 periph) such that code begins at offset 0x100.
|
||||
;
|
||||
;******************************************************************************
|
||||
EXPORT __Patchable
|
||||
__Patchable
|
||||
DCD 0 ; 34
|
||||
DCD 0 ; 35
|
||||
DCD 0 ; 36
|
||||
DCD 0 ; 37
|
||||
DCD 0 ; 38
|
||||
DCD 0 ; 39
|
||||
DCD 0 ; 40
|
||||
DCD 0 ; 41
|
||||
DCD 0 ; 42
|
||||
DCD 0 ; 43
|
||||
DCD 0 ; 44
|
||||
DCD 0 ; 45
|
||||
DCD 0 ; 46
|
||||
DCD 0 ; 47
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; This is the code that gets called when the processor first starts execution
|
||||
; following a reset event.
|
||||
;
|
||||
;******************************************************************************
|
||||
Reset_Handler PROC
|
||||
EXPORT Reset_Handler [WEAK]
|
||||
IMPORT __main
|
||||
|
||||
;
|
||||
; Enable the FPU.
|
||||
;
|
||||
MOVW R0, #0xED88
|
||||
MOVT R0, #0xE000
|
||||
LDR R1, [R0]
|
||||
ORR R1, #0x00F00000
|
||||
STR R1, [R0]
|
||||
DSB
|
||||
ISB
|
||||
|
||||
;
|
||||
; Branch to main.
|
||||
;
|
||||
LDR R0, =__main
|
||||
BX R0
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Weak Exception Handlers.
|
||||
;
|
||||
;******************************************************************************
|
||||
|
||||
HardFault_Handler\
|
||||
PROC
|
||||
EXPORT HardFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
NMI_Handler PROC
|
||||
EXPORT NMI_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
MemManage_Handler\
|
||||
PROC
|
||||
EXPORT MemManage_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
BusFault_Handler\
|
||||
PROC
|
||||
EXPORT BusFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
UsageFault_Handler\
|
||||
PROC
|
||||
EXPORT UsageFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
SecureFault_Handler\
|
||||
PROC
|
||||
EXPORT SecureFault_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
SVC_Handler PROC
|
||||
EXPORT SVC_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
DebugMon_Handler PROC
|
||||
EXPORT DebugMon_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
PendSV_Handler PROC
|
||||
EXPORT PendSV_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
SysTick_Handler PROC
|
||||
EXPORT SysTick_Handler [WEAK]
|
||||
B .
|
||||
ENDP
|
||||
|
||||
am_default_isr\
|
||||
PROC
|
||||
EXPORT am_brownout_isr [WEAK]
|
||||
EXPORT am_watchdog_isr [WEAK]
|
||||
EXPORT am_rtc_isr [WEAK]
|
||||
EXPORT am_vcomp_isr [WEAK]
|
||||
EXPORT am_ioslave_ios_isr [WEAK]
|
||||
EXPORT am_ioslave_acc_isr [WEAK]
|
||||
EXPORT am_iomaster0_isr [WEAK]
|
||||
EXPORT am_iomaster1_isr [WEAK]
|
||||
EXPORT am_iomaster2_isr [WEAK]
|
||||
EXPORT am_iomaster3_isr [WEAK]
|
||||
EXPORT am_iomaster4_isr [WEAK]
|
||||
EXPORT am_iomaster5_isr [WEAK]
|
||||
EXPORT am_ble_isr [WEAK]
|
||||
EXPORT am_gpio_isr [WEAK]
|
||||
EXPORT am_ctimer_isr [WEAK]
|
||||
EXPORT am_uart_isr [WEAK]
|
||||
EXPORT am_uart0_isr [WEAK]
|
||||
EXPORT am_uart1_isr [WEAK]
|
||||
EXPORT am_scard_isr [WEAK]
|
||||
EXPORT am_adc_isr [WEAK]
|
||||
EXPORT am_pdm0_isr [WEAK]
|
||||
EXPORT am_mspi0_isr [WEAK]
|
||||
EXPORT am_software0_isr [WEAK]
|
||||
EXPORT am_stimer_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr0_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr1_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr2_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr3_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr4_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr5_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr6_isr [WEAK]
|
||||
EXPORT am_stimer_cmpr7_isr [WEAK]
|
||||
EXPORT am_clkgen_isr [WEAK]
|
||||
EXPORT am_mspi1_isr [WEAK]
|
||||
EXPORT am_mspi2_isr [WEAK]
|
||||
|
||||
am_brownout_isr
|
||||
am_watchdog_isr
|
||||
am_rtc_isr
|
||||
am_vcomp_isr
|
||||
am_ioslave_ios_isr
|
||||
am_ioslave_acc_isr
|
||||
am_iomaster0_isr
|
||||
am_iomaster1_isr
|
||||
am_iomaster2_isr
|
||||
am_iomaster3_isr
|
||||
am_iomaster4_isr
|
||||
am_iomaster5_isr
|
||||
am_ble_isr
|
||||
am_gpio_isr
|
||||
am_ctimer_isr
|
||||
am_uart_isr
|
||||
am_uart0_isr
|
||||
am_uart1_isr
|
||||
am_scard_isr
|
||||
am_adc_isr
|
||||
am_pdm0_isr
|
||||
am_mspi0_isr
|
||||
am_software0_isr
|
||||
am_stimer_isr
|
||||
am_stimer_cmpr0_isr
|
||||
am_stimer_cmpr1_isr
|
||||
am_stimer_cmpr2_isr
|
||||
am_stimer_cmpr3_isr
|
||||
am_stimer_cmpr4_isr
|
||||
am_stimer_cmpr5_isr
|
||||
am_stimer_cmpr6_isr
|
||||
am_stimer_cmpr7_isr
|
||||
am_clkgen_isr
|
||||
am_mspi1_isr
|
||||
am_mspi2_isr
|
||||
|
||||
; all device interrupts go here unless the weak label is over
|
||||
; ridden in the linker hard spin so the debugger will know it
|
||||
; was an unhandled interrupt request a come-from-buffer or
|
||||
; instruction trace hardware would sure be nice if you get here
|
||||
B .
|
||||
|
||||
ENDP
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Initialization of the heap and stack.
|
||||
;
|
||||
;******************************************************************************
|
||||
AREA |.text|, CODE, READONLY
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; User Initial Stack & Heap.
|
||||
;
|
||||
;******************************************************************************
|
||||
IF :DEF: __MICROLIB
|
||||
EXPORT __initial_sp
|
||||
EXPORT __heap_base
|
||||
EXPORT __heap_limit
|
||||
ELSE
|
||||
IMPORT __use_two_region_memory
|
||||
EXPORT __user_initial_stackheap
|
||||
__user_initial_stackheap PROC
|
||||
LDR R0, =HeapMem
|
||||
LDR R1, =(StackMem + Stack)
|
||||
LDR R2, =(HeapMem + Heap)
|
||||
LDR R3, =StackMem
|
||||
BX LR
|
||||
|
||||
ENDP
|
||||
|
||||
ENDIF
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; Align the end of the section.
|
||||
;
|
||||
;******************************************************************************
|
||||
ALIGN
|
||||
|
||||
;******************************************************************************
|
||||
;
|
||||
; All Done
|
||||
;
|
||||
;******************************************************************************
|
||||
END
|
||||
|
||||
|
||||
@@ -0,0 +1,113 @@
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @file system_apollo1.c
|
||||
//!
|
||||
//! @brief Ambiq Micro Apollo1 MCU specific functions.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Copyright (c) 2020, Ambiq Micro
|
||||
// All rights reserved.
|
||||
//
|
||||
// Redistribution and use in source and binary forms, with or without
|
||||
// modification, are permitted provided that the following conditions are met:
|
||||
//
|
||||
// 1. Redistributions of source code must retain the above copyright notice,
|
||||
// this list of conditions and the following disclaimer.
|
||||
//
|
||||
// 2. Redistributions in binary form must reproduce the above copyright
|
||||
// notice, this list of conditions and the following disclaimer in the
|
||||
// documentation and/or other materials provided with the distribution.
|
||||
//
|
||||
// 3. Neither the name of the copyright holder nor the names of its
|
||||
// contributors may be used to endorse or promote products derived from this
|
||||
// software without specific prior written permission.
|
||||
//
|
||||
// Third party software included in this distribution is subject to the
|
||||
// additional license terms as defined in the /docs/licenses directory.
|
||||
//
|
||||
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
// POSSIBILITY OF SUCH DAMAGE.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
#include <stdint.h>
|
||||
#include "system_apollo1.h"
|
||||
#include "apollo1.h"
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Defines
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//
|
||||
// Clocks
|
||||
//
|
||||
#define __HSI (6000000UL)
|
||||
#define __XTAL (32768UL) // Crystal Oscillator frequency
|
||||
#define __SYS_OSC_CLK (24000000) // Main oscillator frequency
|
||||
#define __SYSTEM_CLOCK (1*__SYS_OSC_CLK)
|
||||
|
||||
//
|
||||
// Initialize SystemCoreClock with the system core clock frequency value
|
||||
// achieved after system intitialization.
|
||||
// This means system core clock frequency after call to SystemInit()
|
||||
//
|
||||
uint32_t SystemCoreClock = __SYSTEM_CLOCK; // System Clock Frequency (Core Clock)
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Set the global clock frequncy.
|
||||
//!
|
||||
//! This function sets the global clock frequency.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemCoreClockUpdate(void)
|
||||
{
|
||||
//
|
||||
// Calculate the system frequency based upon the current register settings.
|
||||
// This function can be used to retrieve the system core clock frequeny
|
||||
// after user changed register sittings.
|
||||
//
|
||||
SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
|
||||
}
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Initialize the system.
|
||||
//!
|
||||
//! This function sets up the microcontroller system.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemInit(void)
|
||||
{
|
||||
//
|
||||
// Initialize the system
|
||||
// Do not use global variables because this function is called before
|
||||
// reaching pre-main. RW section maybe overwritten afterwards.
|
||||
//
|
||||
SystemCoreClock = __SYSTEM_CLOCK;
|
||||
|
||||
CLKGEN->CLKKEY = 0x47; // Enable write to CCTRL
|
||||
CLKGEN->CCTRL_b.CORESEL = 0; // Div by 1 for 24MHz
|
||||
CLKGEN->CLKKEY = 0; // Disable write to CCTRL
|
||||
}
|
||||
|
||||
@@ -0,0 +1,113 @@
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @file system_apollo2.c
|
||||
//!
|
||||
//! @brief Ambiq Micro Apollo2 MCU specific functions.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Copyright (c) 2020, Ambiq Micro
|
||||
// All rights reserved.
|
||||
//
|
||||
// Redistribution and use in source and binary forms, with or without
|
||||
// modification, are permitted provided that the following conditions are met:
|
||||
//
|
||||
// 1. Redistributions of source code must retain the above copyright notice,
|
||||
// this list of conditions and the following disclaimer.
|
||||
//
|
||||
// 2. Redistributions in binary form must reproduce the above copyright
|
||||
// notice, this list of conditions and the following disclaimer in the
|
||||
// documentation and/or other materials provided with the distribution.
|
||||
//
|
||||
// 3. Neither the name of the copyright holder nor the names of its
|
||||
// contributors may be used to endorse or promote products derived from this
|
||||
// software without specific prior written permission.
|
||||
//
|
||||
// Third party software included in this distribution is subject to the
|
||||
// additional license terms as defined in the /docs/licenses directory.
|
||||
//
|
||||
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
// POSSIBILITY OF SUCH DAMAGE.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
#include <stdint.h>
|
||||
#include "system_apollo2.h"
|
||||
#include "apollo2.h"
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Defines
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//
|
||||
// Clocks
|
||||
//
|
||||
#define __HSI (6000000UL)
|
||||
#define __XTAL (32768UL) // Crystal Oscillator frequency
|
||||
#define __SYS_OSC_CLK (48000000) // Main oscillator frequency
|
||||
#define __SYSTEM_CLOCK (1*__SYS_OSC_CLK)
|
||||
|
||||
//
|
||||
// Initialize SystemCoreClock with the system core clock frequency value
|
||||
// achieved after system intitialization.
|
||||
// This means system core clock frequency after call to SystemInit()
|
||||
//
|
||||
uint32_t SystemCoreClock = __SYSTEM_CLOCK; // System Clock Frequency (Core Clock)
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Set the global clock frequncy.
|
||||
//!
|
||||
//! This function sets the global clock frequency.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemCoreClockUpdate(void)
|
||||
{
|
||||
//
|
||||
// Calculate the system frequency based upon the current register settings.
|
||||
// This function can be used to retrieve the system core clock frequeny
|
||||
// after user changed register sittings.
|
||||
//
|
||||
SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
|
||||
}
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Initialize the system.
|
||||
//!
|
||||
//! This function sets up the microcontroller system.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemInit(void)
|
||||
{
|
||||
//
|
||||
// Initialize the system
|
||||
// Do not use global variables because this function is called before
|
||||
// reaching pre-main. RW section maybe overwritten afterwards.
|
||||
//
|
||||
SystemCoreClock = __SYSTEM_CLOCK;
|
||||
|
||||
CLKGEN->CLKKEY = 0x47; // Enable write to CCTRL
|
||||
CLKGEN->CCTRL_b.CORESEL = 0; // Div by 1 for 48MHz
|
||||
CLKGEN->CLKKEY = 0; // Disable write to CCTRL
|
||||
}
|
||||
|
||||
@@ -0,0 +1,113 @@
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @file system_apollo3.c
|
||||
//!
|
||||
//! @brief Ambiq Micro Apollo3 MCU specific functions.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Copyright (c) 2020, Ambiq Micro
|
||||
// All rights reserved.
|
||||
//
|
||||
// Redistribution and use in source and binary forms, with or without
|
||||
// modification, are permitted provided that the following conditions are met:
|
||||
//
|
||||
// 1. Redistributions of source code must retain the above copyright notice,
|
||||
// this list of conditions and the following disclaimer.
|
||||
//
|
||||
// 2. Redistributions in binary form must reproduce the above copyright
|
||||
// notice, this list of conditions and the following disclaimer in the
|
||||
// documentation and/or other materials provided with the distribution.
|
||||
//
|
||||
// 3. Neither the name of the copyright holder nor the names of its
|
||||
// contributors may be used to endorse or promote products derived from this
|
||||
// software without specific prior written permission.
|
||||
//
|
||||
// Third party software included in this distribution is subject to the
|
||||
// additional license terms as defined in the /docs/licenses directory.
|
||||
//
|
||||
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
// POSSIBILITY OF SUCH DAMAGE.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
#include <stdint.h>
|
||||
#include "system_apollo3.h"
|
||||
#include "apollo3.h"
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Defines
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//
|
||||
// Clocks
|
||||
//
|
||||
#define __HSI (6000000UL)
|
||||
#define __XTAL (32768UL) // Crystal Oscillator frequency
|
||||
#define __SYS_OSC_CLK (48000000) // Main oscillator frequency
|
||||
#define __SYSTEM_CLOCK (1*__SYS_OSC_CLK)
|
||||
|
||||
//
|
||||
// Initialize SystemCoreClock with the system core clock frequency value
|
||||
// achieved after system intitialization.
|
||||
// This means system core clock frequency after call to SystemInit()
|
||||
//
|
||||
uint32_t SystemCoreClock = __SYSTEM_CLOCK; // System Clock Frequency (Core Clock)
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Set the global clock frequncy.
|
||||
//!
|
||||
//! This function sets the global clock frequency.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemCoreClockUpdate(void)
|
||||
{
|
||||
//
|
||||
// Calculate the system frequency based upon the current register settings.
|
||||
// This function can be used to retrieve the system core clock frequeny
|
||||
// after user changed register sittings.
|
||||
//
|
||||
SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
|
||||
}
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Initialize the system.
|
||||
//!
|
||||
//! This function sets up the microcontroller system.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemInit(void)
|
||||
{
|
||||
//
|
||||
// Initialize the system
|
||||
// Do not use global variables because this function is called before
|
||||
// reaching pre-main. RW section maybe overwritten afterwards.
|
||||
//
|
||||
SystemCoreClock = __SYSTEM_CLOCK;
|
||||
|
||||
CLKGEN->CLKKEY = 0x47; // Enable write to CCTRL
|
||||
CLKGEN->CCTRL_b.CORESEL = 0; // Div by 1 for 48MHz
|
||||
CLKGEN->CLKKEY = 0; // Disable write to CCTRL
|
||||
}
|
||||
|
||||
@@ -0,0 +1,113 @@
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @file system_apollo3p.c
|
||||
//!
|
||||
//! @brief Ambiq Micro Apollo3 Blue Plus MCU specific functions.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Copyright (c) 2020, Ambiq Micro
|
||||
// All rights reserved.
|
||||
//
|
||||
// Redistribution and use in source and binary forms, with or without
|
||||
// modification, are permitted provided that the following conditions are met:
|
||||
//
|
||||
// 1. Redistributions of source code must retain the above copyright notice,
|
||||
// this list of conditions and the following disclaimer.
|
||||
//
|
||||
// 2. Redistributions in binary form must reproduce the above copyright
|
||||
// notice, this list of conditions and the following disclaimer in the
|
||||
// documentation and/or other materials provided with the distribution.
|
||||
//
|
||||
// 3. Neither the name of the copyright holder nor the names of its
|
||||
// contributors may be used to endorse or promote products derived from this
|
||||
// software without specific prior written permission.
|
||||
//
|
||||
// Third party software included in this distribution is subject to the
|
||||
// additional license terms as defined in the /docs/licenses directory.
|
||||
//
|
||||
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||||
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
// POSSIBILITY OF SUCH DAMAGE.
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
#include <stdint.h>
|
||||
#include "system_apollo3.h"
|
||||
#include "apollo3.h"
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
// Defines
|
||||
//
|
||||
//*****************************************************************************
|
||||
|
||||
//
|
||||
// Clocks
|
||||
//
|
||||
#define __HSI (6000000UL)
|
||||
#define __XTAL (32768UL) // Crystal Oscillator frequency
|
||||
#define __SYS_OSC_CLK (48000000) // Main oscillator frequency
|
||||
#define __SYSTEM_CLOCK (1*__SYS_OSC_CLK)
|
||||
|
||||
//
|
||||
// Initialize SystemCoreClock with the system core clock frequency value
|
||||
// achieved after system intitialization.
|
||||
// This means system core clock frequency after call to SystemInit()
|
||||
//
|
||||
uint32_t SystemCoreClock = __SYSTEM_CLOCK; // System Clock Frequency (Core Clock)
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Set the global clock frequncy.
|
||||
//!
|
||||
//! This function sets the global clock frequency.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemCoreClockUpdate(void)
|
||||
{
|
||||
//
|
||||
// Calculate the system frequency based upon the current register settings.
|
||||
// This function can be used to retrieve the system core clock frequeny
|
||||
// after user changed register sittings.
|
||||
//
|
||||
SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
|
||||
}
|
||||
|
||||
//*****************************************************************************
|
||||
//
|
||||
//! @brief Initialize the system.
|
||||
//!
|
||||
//! This function sets up the microcontroller system.
|
||||
//!
|
||||
//! @return None.
|
||||
//
|
||||
//*****************************************************************************
|
||||
void
|
||||
SystemInit(void)
|
||||
{
|
||||
//
|
||||
// Initialize the system
|
||||
// Do not use global variables because this function is called before
|
||||
// reaching pre-main. RW section maybe overwritten afterwards.
|
||||
//
|
||||
SystemCoreClock = __SYSTEM_CLOCK;
|
||||
|
||||
CLKGEN->CLKKEY = 0x47; // Enable write to CCTRL
|
||||
CLKGEN->CCTRL_b.CORESEL = 0; // Div by 1 for 48MHz
|
||||
CLKGEN->CLKKEY = 0; // Disable write to CCTRL
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user